|
|
|
“VLSI Programmable Processor Design”
by Bing J. Sheu and Min Chen
January 1992
By combining the technologies of Complementary Pass-Transistor Logic (CPL) and CMOS Logic, the response time of the 32-bit carry lookahead adder can be reduced to 2.35 ns. At the same time, the constant height can be maintained under 200 l.